加拿大华人论坛 加拿大百科Intel Vancouver 招聘ASIC verification/design工程师
在加拿大
JD如下,可以自己上网申请。如果希望内部推荐,请寄简历到[email protected] Description SoC Design Engineer. - 809533 Description Job Description: As a digital logic design and verification engineer, you will be part of the Systems Engineering team in the Intel's NVM Solutions Group (NSG) which is developing Solid State Drive (SSD) controller ASICs. In this position, your responsibilities will include but not be limited to, micro-architecture, writing block-level specifications, logic design, functional verification, synthesis, static timing analysis (STA) and support of post-silicon validation.. Qualifications Minimum Requirements: - Bachelor's degree or a Master's degree in Electrical Engineering, Computer Engineering or a related discipline. - 5 years of experience in the following areas * Digital logic design and/or verification * Hardware description language (VHDL or Verilog* and/or System Verilog*) * High-level verification language (System Verilog* preferred) * Logic simulation tools such as Modelsim and VCS * PCIe, NVMe, SAS/SATA and Nonvolatile media (preferred) Additional qualifications include: - Synthesis and Static Timing Analysis (STA) with Design Compiler and Primetime - Random constrained, coverage driven verification - Industry standard verification methodologies like OVM, VMM, eRM and UVM (UVM preferred) - Object Oriented Analysis and Design - Embedded Firmware - Excellent communication, interpersonal and problem solving skills - Motivated, self-directed and able to work effectively both independently and in a team - Good planning skills Job Category: Engineering Primary Location: Canada-Canada, Vancouver Organization: 50928 - NSG/SE - DE VANCOUVER Full/Part Time: Full Time Job Type: Experienced Regular/Temporary: Regular Posting Date: Sep 6, 2016 Apply Before: Ongoing
评论
up!
评论
up!
·中文新闻 工党政府赋予工会“巨大的权力”
·中文新闻 莉莉·詹姆斯 (Lily James) 凌晨 4 点被发现与身价 65 亿英镑的 Air