加拿大华人论坛 加拿大生活信息Opening: Product Development Engineer - New Grad

在加拿大

email me your resume if seriously interested at [email protected]:Product Development Engineer - New Grad - 1102310001Product Development Engineer Division: Communications Business UnitLocation: Burnaby, BC, CanadaPMC-Sierra is currently looking for a New Grad Product Development Engineer to join our Communications Business Unit at our Operations headquarters located in Burnaby, BC, Canada.Are you interested in joining a very experienced Chip team working with the latest semiconductor development tools and methodologies in very advanced process technologies and developing state-of-the-art telecom devices? As a member of the CBU team you will be mentored, trained and coached and become responsible for design, verification or implementation of digital integrated circuits at the block level or top level of a device.Here’s what we’re looking for from our talented new Product Development Engineer:• Design and implementation of communication semiconductor devices including: RTL development in System Verilog or VHDL, floor planning, device and block level verification, synthesis, physical layout support, static timing analysis and DFT • Design and implementation of verification testbenches and bus-functional models in Specman/TCL/System Verilog using best-in-class verification methodologies such as eRM. Use metric-driven and constrained random-driven verification techniques to help ensure first-pass working silicon• Development and execution of verification test plans to verify complex digital block-level or sub-system level designs (100K to 10M+ gates)• Support of products from specification through to production by interacting with engineers in Validation, Applications, Software/Firmware, Product Marketing and ProductionYour qualifications:• Bachelor’s or Master’s Degree in Electrical Engineering or Computer Engineering with a GPA >3.2• Excellent analytical and debugging skills and the ability to proactively solve issues• Proven ability to thrive on, learn and adapt to new methodologies and technologies• Excellent verbal and written communication skills in English • Excellent documentation skills• Experience in designing, synthesizing and verifying VHDL or Verilog based designs on FPGA or other platforms• Understanding of communication protocols such as Ethernet, OTN, SONET/SDH and others is an asset• Strong scripting and programming skills. Experience using Verilog/VHDL, Tcl/Perl/Python, Specman, C/C++, XML• Experience with Synopsys or Cadence tool flow• Experience working with verification tools such as Enterprise Planner/Manager, Cadence NC-Sim, waveform viewers, and other similar tools• Proven track record of designing, implementing and debugging System Verilog or Specman based verification environments (an asset)• Experience with designs at 90nm and lower technologies (an asset)

  ·中文新闻 2024 年美国大选结果：特朗普不能吓到安东尼·艾博尼斯、彼得
·中文新闻 2024 年美国大选：哈里斯落选后，乔·拜登的演讲试图提振民主党